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Abstract: The design of a direct time-of-flight complementary metal-oxide-semiconductor (CMOS)
image sensor (dToF-CIS) based on a single-photon avalanche-diode (SPAD) array with an in-pixel
time-to-digital converter (TDC) must contemplate system-level aspects that affect its overall
performance. This paper provides a detailed analysis of the impact of process parameters, voltage
supply, and temperature (PVT) variations on the time bin of the TDC array. Moreover, the design
and characterization of a global compensation loop is presented. It is based on a phase locked
loop (PLL) that is integrated on-chip. The main building block of the PLL is a voltage-controlled
ring-oscillator (VCRO) that is identical to the ones employed for the in-pixel TDCs. The reference
voltage that drives the master VCRO is distributed to the voltage control inputs of the slave VCROs
such that their multiphase outputs become invariant to PVT changes. These outputs act as time
interpolators for the TDCs. Therefore the compensation scheme prevents the time bin of the TDCs
from drifting over time due to the aforementioned factors. Moreover, the same scheme is used to
program different time resolutions of the direct time-of-flight (ToF) imager aimed at 3D ranging
or depth map imaging. Experimental results that validate the analysis are provided as well. The
compensation loop proves to be remarkably effective. The spreading of the TDCs time bin is lowered
from: (i) 20% down to 2.4% while the temperature ranges from 0 ◦C to 100 ◦C; (ii) 27% down to 0.27%,
when the voltage supply changes within ±10% of the nominal value; (iii) 5.2 ps to 2 ps standard
deviation over 30 sample chips, due to process parameters’ variation.
Keywords: PVT compensation; in-pixel time-to-digital converter (TDC); time-gating; time-of-flight
(ToF); single-photon avalanche-diode (SPAD)
1. Introduction
Arrayable single-photon avalanche-diodes (SPADs) are available in complementary
metal-oxide-semiconductor (CMOS) technologies, gaining popularity in the development of
3D image sensors [1]. Thanks to their ability to accurately detect the arrival of single photons, they can
be employed to perform direct time-of-flight (ToF) measurements [2]. This is an additional feature
with respect to integrating photodiodes [3], which calculate ToF by using indirect estimation methods.
In order to capture a depth map of the scene, SPADs are arranged in a bi-dimensional array that
can effectively associate an estimation of the ToF to each point in the image. Direct ToF requires a
time-to-digital converter (TDC), able to timestamp the onset of the avalanche following the arrival
of a photon, while indirect ToF [4] estimation can still be done by photon counting. Apart from 3D
imaging, direct ToF measurement can be also applied to positron emission tomography (PET) [5,6]
and to other biomedical techniques using a faint light source such as fluorescence lifetime imaging
microscopy (FLIM) [7]. Ultimately, all these applications require statistics building of the photon
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arrival time which involves a lot of measurements. Therefore, high speed is a key feature of the
direct ToF CMOS image sensors (dToF-CIS). Under these circumstances, perhaps the most appealing
sensor architecture is the one employing per-pixel TDCs. When it comes to achieving sub-nanosecond
time resolution without using several GHz clock references, time interpolation techniques must be
applied. The time resolution is inversely proportional to the frequency and phase number of the
clock reference. In other words, the same time resolution can be achieved with a lower frequency and
higher number of phases. Therefore the time-to-digital conversion is separated in two steps: the coarse
conversion made by a counter driven by the first clock phase and the fine conversion carried out by
a fine interpolator. It can be employed either at the chip or pixel level. The first approach has been
developed in [8,9]. A global delay-locked loop (DLL) provides 16 phases distributed to each pixel
of the array. At the end of the conversion time, all phases are sampled by 16 latches based on sense
amplifiers. Nevertheless, this implementation eventually implies a large number of interconnection
lines, besides the TDCs output bus. This inconvenience is circumvented by routing a single phase
clock to each pixel [1]. Thus, a clock reference of 280 MHz is globally generated by a DLL on-chip.
It is doubled in-pixel to obtain a coarse time resolution of 1.78 ns which is further improved by a fine
interpolator. In both implementations, high speed signals have to be uniformly distributed to the
pixel-array. Another approach is to locally generate the high speed multiphase clock by means of
per-pixel ring oscillators whose frequency is controlled by an on-chip phase-locked loop (PLL) [10].
Our design is based on a similar architecture. However the building blocks are innovative, such
as: the prompt active quenching/recharge circuit with a time gated front-end; the start-stop logic
of the TDC [11,12]; the voltage-controlled pseudo-differential ring-oscillator (VCRO) with a novel
frequency control scheme [13]. Note that in this architecture, the uniformity of the array is given by
the pixel-to-pixel mismatch.
The design of a dToF-CIS has to take into account system-level aspects that affect its overall
performance. In particular when multiphase clock references are locally generated in each pixel,
the impact of the process parameters, voltage supply, and temperature (PVT) variation on their
stability has to be contemplated. Specifically, all these global variations end up in a deviation of the
clock references’ frequency across the array. However, the frequency of the clock references is inversely
proportional to the TDC time bin. In turn, the deviations of the time bins lead to a deviation of the
TDCs gain, hence a deviation of the output code and estimated distance in depth map imaging or 3D
ranging applications.
The specific contribution addressed in this paper is related to the detailed mathematical analysis
of PVT variations in dToF-CIS with in-pixel TDCs. The design and characterization of the control
architecture able to effectively compensate the effects of PVT variations is provided as well. The validity
of the oscillation frequency model and its dependence on PVT variations have been demonstrated by
comparing the predictions to the simulations and/or measurements. To the best of our knowledge,
this analysis has never been thoroughly approached before.
The dToF-CIS in question is a 64 × 64 SPAD array, with in-pixel TDCs, fabricated with standard
0.18 µm CMOS technology (Figure 1). Preliminary results of the optical and electrical characterization
of the pixels’ array are reported in [11]. The TDCs employ the phase interpolation strategy based on
a VCRO. Thus a ripple counter generates the coarser 8 bits of the timestamp, while the finer 3 bits
are determined by properly encoding the phases of the VCRO. The resulting timestamp is stored by
an in-pixel 11 bits static random-access memory (RAM) for further readout. The frequency of the
VCRO array is controlled by a PLL integrated on-chip with double functionality: program the time
resolution of the TDC array and compensate the multiphase clock reference against PVT variations.
The imager has been integrated into a SPAD camera prototype. The system is built out of the following
components: (i) the SPAD camera main board containing the housing of the SPAD imager and lens,
voltage references, filters, one crystal oscillator which provides the clock reference of the PLL, and
several test points; (ii) the power supply which provides 1.8 V, 3.3 V, and a variable voltage of 11–12 V
for the array of SPADs; (iii) a field-programmable gate array (FPGA) board which implements the
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control signals, noise cancellation, and real-time 3D image reconstruction at 1000 fps; (iv) a picosecond
laser. The camera is aimed for depth map imaging and photon counting applications.
The rest of the paper is organized as follows. The next section thoroughly describes the operation
of the in-pixel TDC and the PLL-based global compensation scheme. The third section provides the
theoretical background to understand the effect of PVT variations on the TDCs time bin. The fourth
section reports several experimental results such as the time resolution programmability and the jitter
of the in-pixel time interpolator. Moreover, measurements of the dependence of the TDCs time bin on
the PVT variations are also shown, validating the compensation method. The models of oscillation
frequency and process parameters’ variation are compared to the experimental results. The last section
is dedicated to the conclusions.
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TDC is incorporated into each pixel. In order to achieve sub-nanosecond accuracy in CMOS, 
counting clock edges would be insufficient. The counter needs to be combined with 
time-interpolation techniques. In our case, each TDC (Figure 1—pixel inset: In-pixel TDC) is built by 
a coarse 8 bits ripple-counter, a VCRO and an encoder that generates the finest 3 bits from the phases 
of the VCRO, plus some control logic. A reverse start-stop scheme is employed to save power. The 
VCRO is started by the first positive edge of Vout, signaling a triggering of the SPAD detector. 
Consequently the EN_TDC signal is enabled. Later on, the VCRO is stopped by the positive edge of 
the Ext_Stop synchronization signal, causing EN_TDC to be disabled. At this time, the ripple 
counter and the 8 phases of the oscillator are frozen. The most significant 8 bits of the ToF estimation 
are contained by the counter, while the VCRO’s phases are encoded to provide the least significant 3 
bits. The conversion result is available at the very end of the measured time interval which makes 
this scheme appropriate for applications which require a high conversion rate. 
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2. In-Pixel Time-to-Digital Converter
2.1. Time Bin Control Scheme
Direct ToF estimation requires accurate determination of the time interval delimited by the output
pulse of the SPAD and the synchronization of the pulsed laser. For this to be carried out, a TDC is
incorporated into each pixel. In order to achieve sub-nanosecond accuracy in CMOS, counting clock
edges would be insufficie t. The c nter n eds to be combined with time-interpolation techniques.
In our case, each TDC (Figur 1—pixel i set: In-pix l TDC) is built by a coarse 8 bits ripple-counter,
a VCRO and an encoder that generates the finest 3 bits from the phases of the VCRO, plus some control
logic. A reverse start-stop scheme is employed to save power. The VCRO is started by the first positive
edge of Vout, signaling a triggering of the SPAD detector. Consequently the EN_TDC signal is enabled.
Later on, the VCRO is stopped by the positive edge of the Ext_Stop synchronization signal, causing
EN_TDC to be disabled. At this time, the ripple counter and the 8 phases of the oscillator are frozen.
The most significant 8 bits of the ToF estimation are contained by the counter, while the VCRO’s phases
are encoded to provide the least significant 3 bits. The conversion result is available at the very end
of the measured time interval which makes this scheme appropriate for applications which require a
high conversion rate.
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The array of VCROs is driven by the voltage labeled as TUNE. It is provided by a global
compensation scheme implemented by an on-chip PLL (Figure 2). A master VCRO is locked by
the PLL. Whenever a PVT variation occurs, the loop acts to correct it by adjusting the voltage on the
loop filter in order to keep the same oscillation frequency. Consequently, the oscillation frequency of
the slave VCROs follows the master VCRO (Figure 2—inset: Master VCRO). It is worth mentioning
that this compensation technique works if the gradient of the PVT variations is uniformly distributed
across the array. Moreover, the ripple of the TUNE voltage causes a deviation of the TDC time bin.
This implication can be written as:
∆Vre f =
√
1+
(
8KVCRO∆TbinVre f
)2 − 1
4KVCRO∆Tbin
(1)
where ∆Vre f is the ripple of the loop filter output, ∆Tbin is the deviation in the TDC time bin, KVCRO is
the VCRO gain, and Vre f is the average output of the loop filter.
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2.2. Pseudo- ifferential
The ring oscillator is the core building block of the T . It gives the clock for the ripple-counter
generating the ost significant bits of the conversion, hile providing the phases for the encoder to
obtain the least significant bits of the conversion by phase interpolation. he propose sche e is a
4-stage pseudo-differential , also suitable to be i ple ented in FP [14]. The block diagra
of the is depicted in Figure 1—pixel inset: Slave VCRO. Notice that the reset signal forces
the oscillator to start each time with the same phase. This auto-alignment inimizes the start-up
error which affects the time accuracy of the TDC. The selection of the number of stages is a atter of
tra e-off bet een the n ber of inter olation hases an the area. h s, consi ering an oscillation
frequency of 850 MHz, four stages are enough to obtain a time resolution below 150 ps. The novelty of
this VCRO scheme relies on the highly linear frequency control scheme, which is based on the variable
resistance of a transmissio gate, represented by the block “RV” in Figure 3.
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connected to the voltage supply VDD.
Let us consider the schematic of t e delay cell depicted in Figure 3. The reset signal, R, is isabled,
being set to VDD. The half circuit of the delay cell (Figure 4a) can be mploy d to approximate the
oscillation frequency of the VCRO. By solving the differential equation of the step response, the output
voltage is: 
Vo(t) =
Reqn
RV+RON+Reqn
VDD
(
1− e− tτn
)
,Vo(t) < VDD2
Vo(t) ∼= VDD
(
1− ReqnReqn RV−RON e
− tτp
)
,Vo(t) ≥ VDD2
(2)
where the time constant τn and τp have the following forms: τn =
(RV+RON)Reqn
RV+RON+Reqn
CL
τp =
(RV+RON)Reqp
RV+RON+Reqp
CL
(3)
Reqn, Reqp, RON , and RV are the equivalent resistances (including the cross coupled inverters) loading
the output node of the delay cell, the resistance of MP1 (Figure 3b) working as a switch, and the
equivalent variable resistance of the transmission gate labeled “RV” (see Figure 4), respectively.
The large signal oscillation frequency can be written as [15]:
fo =
1
2Mtd
(4)
where td is the propagation delay and M is the number of delay cells. It is defined as the time lapse
between the ideal input step and the moment when the output ramp crosses the trip point of the
next delay cell. Considering that the switching point of the delay cell is at VDD/2 and applying
Equation (2), td is written as:
td = τn ln
2Reqn
Reqn − RV − RON , Reqn > RV + RON (5)
Note that Reqn and Reqp depend on the strength of the positive reaction of the
cross-coupled inverters.
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Figure 4. (a) Half circuit of the delay cell when the output capacitance CL is charging; (b) schematic of
the RV block when EN_TDC is connected to VDD.
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3. Effect of PVT Variations on the Time Bin
3.1. Temperature Dependence
Equations (4) and (5) are employed to analyze the dependence of fo on temperature variations.
The carrier mobility and threshold voltage of the transistors along the signal path depend on the
temperature (Equation (6)) which involves changes of td. From now on, let us consider that the
threshold voltages of both NMOS (N channel metal-oxide semiconductor) and PMOS (P channel
metal-oxide semiconductor) transistors are positive, i.e., VTN > 0 and VTP > 0.
VTN,P(T) = VT0N,P(T0)[1+ TCVTN,P(T − T0)], µn,p(T) = µ0n,p(T0)
(
T
T0
)−1.5
(6)
where the temperature coefficient for both transistors is negative [16]:
TCVTN,P =
1
VTN,P
·∂VTN,P
∂T
< 0 (7)
Then the temperature derivative of fo is:
∂ fo
∂T
= − 1
2Mt2d
∂td
∂T
, td ∼= τn
(
ln 2+
RV + RON
Reqn
)
, if Reqn  RV + RON (8)
which involves the computation of the temperature derivative of td:
∂td
∂T
=
∂τn
∂T
(
ln2+
RV + RON
Reqn
)
+ τn
∂
∂T
(
RV + RON
Reqn
)
(9)
Rewriting Equation (9), we find that the sign of ∂td/∂T depends on the sign of ∂Reqn/∂T, ∂RV/∂T,
and ∂RON/∂T:
∂td
∂T
∼= CLRV+RON+Reqp
[
(RV+RON)
2 ∂Reqn
∂T +R
2
eqn
(
∂RV
∂T +
∂RON
∂T
)
RV+RON+Reqp
(
ln2+ RV+RONReqn
)
+(RV + RON)
(
∂RV
∂T +
∂RON
∂T
)] (10)
Let us suppose that Reqn, RON , and RV are linear and the equivalent resistances are
approximated as:
Reqn =
1
βMN2
(
VDD−VTN
) , RON = 1
βMP1
(
VDD−VTP
) with VSDMP1  2(VSGMP1 −VTP) (11)
RV = RV,MN ||RV,MP , RV,MN = 1βMN(TUNE−Vo−VTN ) , RV,MP =
1
βMP(VDD−Vsat,MP1−VTP)
for Vo < TUNE−VTN (12)
This assumption is made only to simplify the computation of the derivatives which are written
as follows:
1
Reqn
∂Reqn
∂T
=
1
VDD−VTN
∂VTN
∂T
− 1
µn
·∂µn
∂T
, and
1
RON
∂RON
∂T
=
1
VDD−VTP
∂VTP
∂T
− 1
µp
·∂µp
∂T
(13)
∂RV
∂T
=
1
(RV,MN + RV,MP)
2
(
R2V,MP
∂RV,MN
∂T
+ R2V,MN
∂RV,MP
∂T
)
(14)
1
RV,MN
∂RV,MN
∂T
=
1
TUNE−Vo −VTN
∂VTN
∂T
− 1
µn
·∂µn
∂T
, Vo < TUNE−VTN
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1
RV,MP
∂RV,MP
∂T
=
1
VDD−Vsat,MP1 −VTP
·∂VTP
∂T
− 1
µp
·∂µp
∂T
where RV,MN and RV,MP are the two components of the transmission gate. We have evaluated
Equations (13) and (14) to find the sign of the derivatives, which is not obvious in this case. Based on
simulation results, ∆T, ∆µn, ∆µp, ∆VTN , and ∆VTP are of 100, −0.013, −0.005, −85 mV, and −95 mV,
respectively. Under these circumstances, the derivatives from Equations (13) and (14) are positive,
leading to a positive derivative of td.
Hence the derivative of the oscillation frequency, fo, and the TDC time bin, Tbin, with respect to
temperature can be expressed as:
∂ fo
∂T
= − 1
2Mt2d
∂td
∂T
< 0 (15)
Tbin = td,
∂Tbin
∂T
=
∂td
∂T
> 0 (16)
Equation (15) shows that fo decreases as the temperature rises. It will also be proved by
the experimental results, in the next section. Moreover, the model of the oscillation frequency
(see Equations (4) and (5)) is demonstrated in Section 4.1 by comparing it with the measurement results.
3.2. Voltage Supply Dependence
In order to analyze this dependence, we use the same model for the oscillation frequency and
time bin as in the previous subsection.
Similar with the result obtained for the temperature variation, it has been found that the sign of
∂td/∂VDD depends on the sign of ∂Reqn/∂VDD, ∂RV/∂VDD, and ∂RON/∂VDD:
∂td
∂VDD
∼= CLRV+RON+Reqp
[
(RV+RON)
2 ∂Reqn
∂VDD+R
2
eqn
(
∂RV
∂VDD+
∂RON
∂VDD
)
RV+RON+Reqp
(
ln2+ RV+RONReqn
)
+(RV + RON)
(
∂RV
∂VDD +
∂RON
∂VDD
)] (17)
Hence the derivatives of Reqn, RON , and RV are written as follows:
∂Reqn
∂VDD
= −R2eqnβMN2 < 0, and
∂RON
∂VDD
= −R2ONβMP1 < 0 (18)
∂RV
∂VDD
∼= R
2
V,MN
(RV,MN + RV,MP)
2
∂RV,MP
∂VDD
with
∂RV,MP
∂VDD
= −R2V,MPβMP < 0 (19)
This time, according to Equations (18) and (19), it is obvious that the derivative of the time delay
to the voltage supply is negative (Equation (17)).
Again, evaluating the effect on the time bin by calculating the partial derivative of Tbin to the
voltage supply, we found that:
∂Tbin
∂VDD
=
∂td
∂VDD
< 0 (20)
The time bin decreases when VDD increases. This fulfills our expectations because the oscillation
frequency grows with the voltage supply.
3.3. Process Parameter Variation Effect
The variation of the process parameters leads to deviations of the VCRO oscillation frequency,
∆ fo. Taking into account that the VCROs are used as time interpolators for the TDCs, ∆ fo involves
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a deviation of the TDCs time bin, ∆Tbin (see Equation (1)). The global compensation loop is also
employed to minimize ∆ fo from chip-to-chip.
∆Tbin
Tbin
=
∆ fo
fo
, Tbin =
1
2Mfo
(21)
where M is the number of pseudo-differential delay cells. Let us consider that ∆ fo is due to the
deviations of the variable resistance and lumped capacitance, namely ∆RV and ∆CL, respectively.
These deviations are caused by the variation of process parameters, such as electron and hole mobility,
gate oxide thickness, threshold voltage, and transistor length and width. Assume that ∆RV and ∆CL
are normally distributed with zero mean and non-zero standard deviation.
The chip-to-chip relative deviation of the oscillator frequency of an individual VCRO, ∆ fo/ fo, is
computed as: (
∆ fo
fo
)2
=
(
∆RV
RV
)2
+
(
∆CL
CL
)2
(22)
where ∆RV  RV , ∆CL  CL.
The contribution of (∆RV/RV)
2 can be expressed as a function of (∆VT)
2 and (∆β/β)2 that are
inversely proportional to the device area [17]:
(
∆RV
RV
)2
= R2Vβ
2
MNβ
2
MP
{[TUNE−Vo−VTN
βMP
]2(∆βMN
βMN
)2
+
[VDD−Vsat,MP1−VTP
βMN
]2(∆βMP
βMP
)2
+ 1
β2MP
(
∆VTN
)2
+ 1
β2MN
(
∆VTP
)2} (23)
The contribution of (∆CL/CL)
2 is evaluated taking into account that CL is a lumped capacitor
that is a sum of αiCoxWiLi capacitances, where αi is either 1, 2/3, or 1/2 depending on the transistor’s
operation point. The subscription i is either MN, MN1, MN2, MP, MP1, or MP2. Therefore the relative
deviation of the output capacitance is written as:(
∆Ci
Ci
)2
=
(
∆Wi
Wi
)2
+
(
∆Li
Li
)2
+
(
∆tox
tox
)2
(24)
According to Equations (22)–(24), the larger the area of the devices, the smaller the relative
deviation of fo. The area of the transistors cannot be increased too much because the occupied
area is one of the top priorities of the design. Under these circumstances, the compensation loop is
successfully used to reduce the drift of fo due to the chip-to-chip process parameters’ variation. Further
improvement can be done by applying an off-chip compensation based on look-up tables.
The proposed model is compared to the simulation and measurement results of over 30 samples.
This discussion will be developed in Section 4.4.
4. Experimental Results
The analysis presented in the previous section is experimentally confirmed by measurements on
a prototype chip. First, we will illustrate the dependence of the Tbin on the control voltage, TUNE.
Afterwards, we will display measurements on the effect of each PVT variation on Tbin, with (TUNE is
an internal voltage reference provided by the PLL loop filter) and without (TUNE is an external voltage
reference) activating the compensation loop.
4.1. Time Bin of the TDC Array
As mentioned before, the reference voltage for the array of VCROs is provided by an on-chip PLL.
Also, by changing the loop division factor, the time resolution of the sensor can be set to a different
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value. In our prototype chip, the time resolution of the TDCs ranges between 145 ps and 357 ps
(Figure 5). This measurement has been reported as a preliminary result in [11]. The output frequency
of the oscillator varies between 850 MHz and 350 MHz. The frequency divider of the PLL takes about
15.5 µs to change its configuration; then the locking time is less than 3 µs. Figure 5b shows the change
in frequency of the VCRO, at pixel (64, 64) when the loop division factor changes from 15 down to 8.
Therefore the oscillation frequency jumps from 711 MHz to 355 MHz.Sensors 2017, 17, 1072 9 of 17 
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Figure 5. Time resolution programmability: (a) Reference voltage; (b) In-pixel voltage-controlled
ring-oscillator (VCRO) frequency control.
We have measured the TDC time bin as a function of the VCRO reference voltage, TUNE.
The oscillation frequency has been analytically computed according to Equations (4) and (5). We have
determined the piece-wise linearized resistances RV + RON (Figure 6b—circle marker) and Reqn from
simulations. Note that RON is smaller than RV and does not depend on the TUNE voltage; besides,
Reqn is much larger than RV + RON , and for simplicity we have considered a constant value of 30 kΩ.
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With these values, we have fitted the predicted td by using Equation (5) (Figure 6a—circle marker) on
the measured td (Figure 6a—asterisk marker) and found the output capacitance of the delay cell, CL
(Figure 6b—diamond marker).
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Figure 6. (a) TDC Tbin dependence on the frequency control voltage which is either internal (dot marker;
upper-right XY axes) or external (asterisk marker for measurement and circle marker for model;
lower-left XY axes). (b) The equivalent resistance RV + RON (circle marker; left Y-axis) and output
capacitance CL (diamond marker; right Y-axis).
The TDC time bin as a function of PLL division factor has been measured as well (Figure 6a—dot
marker). Note that the X-axis is the division factor N of the PLL instead of a voltage signal. This is
because N is the actual control input which in turn is proportional to the internal reference voltage
which controls the TDC array in this case.
A first approximation of the in-pixel TDC time bin, considering that the core oscillator has an
external voltage reference is:
Tbin =
1
2MKVCROVre f
=
1
2Mfo
(25)
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where KVCRO is the core oscillator sensitivity to voltage control, Vre f , and fo is the nominal oscillation
frequency of the VCRO. M is the number of delay cells. If the voltage reference is provided by the
on-chip PLL, then the time bin is written as:
Tbin =
1
2MN fre f ,PLL
(26)
where N is the frequency division factor, and fre f ,PLL is the PLL reference frequency. Notice that the
best time bin is limited by the PLL which goes out of lock (see Figure 6a—black curve with dot marker).
The single shot precision of the TDC is affected by the cumulative jitter, σc, of the VCRO. In order
to measure it, we selected the VCRO of a test pixel and connected its frequency control voltage to
the internal reference provided by the PLL loop filter. The jitter is measured over a time window
corresponding to the TDC full range, namely 211Tbin. The standard deviation of σc is depicted in
Figure 7. It is worth mentioning that for division factors larger than 17, the PLL goes out of lock.
Thus, the ripple on the loop filter increases. According to Equation (1), this ripple modulates the
output frequency of the VCRO, and hence the Tbin. This is the reason why the jitter increases when the
PLL goes out of range.
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Figure 7. Cumulative jitter of the in-pixel VCRO, measured for a time window equal to the TDC full
range; the frequency control voltage of the VCRO is connected to the internal reference provided by
the phase-locked loop (PLL) loop filter.
4.2. Compensation of Temperature Variations
The time bins of the array of TDCs are sensitive to temperature variations. According to Equation
(16), the TDC time bin increases when the temperature rises which it is confirmed by the measurement
results (Figure 8a—square marker). Considering that CL is the lumped parasitic capacitor connected to
the output node of the delay cell, it mainly depends on the transistors’ geometry and their operating
points. Thus it is assumed to be invariant to temperature. Therefore by fitting the modeled td
(Figure 8a: without compensation–diamond marker; with compensation—asterisk marker) on the
measured td (Figure 8a: without compensation–square marker; with compensation–circle marker)
we have found the dependence of the resistance RV + RON on temperature (Figure 8b: without
compensation–diamond marker; with compensation—asterisk marker). For simplicity, Reqn has been
considered constant.
The compensation mechanism is explained in Figure 2. As long as the PLL is locked, the loop
acts as follows: if the temperature rises, the oscillation frequency fo of the master VCRO decreases
(see Equation (15)). Consequ tly, the frequency control voltage increases, causing fo to increase.
This fact is demonstrated by the measurements displayed in Figure 9 for the three different frequency
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division factors. Figure 10 proves that the oscillation frequency of the master VCRO is invariant
to temperature. This temperature-invariant oscillation frequency is employed to generate a control
voltage that feeds the frequency control input of the slave VCROs incorporated in the TDC array.
The effectiveness of this compensation scheme is evaluated in Figure 8. The spreading of the Tbin
caused by temperature variation is significantly lowered from 20% down to 2.4%, with average values
of 202.2 ps and 198 ps.
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Figure 8. (a) Average Tbin dependence on temperature variation: with compensation (model—asterisk
marker; measurement—circle marker) and without compensation (model—diamond marker;
measurement—square marker) (b) Equivalent resistance RV + RON as a function of temperature:
with compensation—asterisk marker; without compensation—diamond marker.
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In order to have a better understanding of these deviations from the application point of view,
one has to convert them into time intervals and distances. Without compensation, the peak-to-peak
deviation of Tbin is of 38.7 ps which leads to an equivalent depth error of 11.88 m at a maximum
distance range of 62 m. With compensation, the error decreases to 1.4 m at a maximum distance range
of 60.8 m.
4.3. Compensation of Voltage Supply Variations
According to Equation (20), the TDC time bin or the time delay decreases when the voltage
supply rises. This prediction has been confirmed by the measurement depicted in Figure 11a—square
marker. Similar to temperature variation, let us consider that the CL and Reqn deviations due to VDD
changes are neglected. By fitting the modeled td (Figure 11a: without compensation—diamond marker;
with compensation—asterisk marker) to the measured td (Figure 11a: without compensation—square
marker; with compensation—circle marker), we have found the dependence of RV + RON on the
VDD variations (Figure 11b: with compensation—asterisk marker; without compensation—diamond
marker). The average TDC time bin measured for the uncompensated and compensated TDC array
is of 181.5 ps and 220.7 ps, respectively. Let us consider a common variation of the voltage supply
of ±10% from the nominal value of 1.8 V. The spreading of the TDC time bin is remarkably reduced
from 27% down to 0.27% of its corresponding nominal values. From the application point of view, this
deviation translated into a depth estimation error of 15 m at a maximum distance range of 55.7 m. This
error is lowered by the compensation loop down to 18.4 cm at a maximum distance range of 67.8 m.
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Note that the compensation loop stays locked for a wider range of VDD, i.e., from 1.4 V to 2.6 V. 
The behavior of the PLL with the variation of the voltage supply is revealed in Figure 12 as follows. 
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Figure 11. (a) Average Tbin dependence on VDD: with compensation (model—asterisk
marker; measurement—circle marker) and without compensation (model—diamond marker;
measurement—square marker) (b) Equivalent resistance RV + RON as a function of temperature:
with compensated—asterisk marker; without compensation—diamond marker.
Note that the compensation loop stays locked for a wider range of VDD, i.e., from 1.4 V to 2.6 V.
The behavior of the PLL with the variation of the voltage supply is revealed in Figure 12 as follows.
Figure 12a shows that different synthesized frequencies are locked while the voltage supply varies
from 1.7 V to 2.55 V. VCROF1, 2, 3 are the output voltages of the control loop when N is 9, 12, and 16.
These values correspond to output frequencies of 450 MHz, 600 MHz, and 800 MHz, respectively.
The graph in Figure 12b shows how the compensation loop works. VF1, 2, 3 are the voltages on the
loop filter when N is 9, 12, and 16, respectively, and Vext is an external analog voltage reference. As it
has been demonstrated, the VCRO output frequency increases when the voltage supply rises.
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The loop acts to cancel this variation by decreasing the internal reference voltage taken from the
loop filter. In this way, the output frequencies of the master VCRO and the array of slave VCROs are
decoupled from the voltage supply variation.
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Figure 12. Measured synthesized frequencies’ dependence on the variation of VDD: (a) master VCRO
output frequency and (b) loop filter voltage.
4.4. Attenuation of the Effect of the Process Parameters’ Variation
The relative deviation of fo due to process variation has been modeled. It depends on the relative
deviations of RV and CL which subsequently are modeled by Equations (23) and (24). The prediction
of Equation (22) is compared with the simulation results and measurements (see Table 1).
This analysis is backed up by the following discussion around the measured, predicted, and
experimental results. To start, a Monte Carlo post-layout simulation has been performed to determine
the standard deviation of fo due to process variation. The simulation results are depicted in Figure 13.
The mean value and standard deviation of Tbin are 193 ps and 12.6 ps, respectively. Consequently,
the standard deviation of fo is 42.28 MHz for an average value of 647.4 MHz. This has been computed
by Equation (21).
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Figure 13. Simulated TDC Tbin deviation due to the process parameters’ variation.
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Vo = 0.9 V, eox = 35.13 pF/m. The TUNE signal has been set such that the time bin of the TDC array
falls in the middle of its range. The rest of the parameters are displayed in Table 2. They have been
extracted from the previous Monte Carlo simulation.
Table 1. Comparative results.
Parameters Prediction Simulation Measurement NC/C *
fo 647.4 MHz 647.4 MHz 630.7 MHz/613.3 MHz
∆ fo 51.4 MHz 42.28 MHz 16.5 MHz/6 MHz
Tbin 193 ps 193 ps 198.2 ps/203.8 ps
∆Tbin 15.3 ps 12.6 ps 5.2 ps/2 ps
* NC = without compensation; C = with compensation
Table 2. Model parameters.
Par.
tox
[pm]
µn
[m2/Vs]
µp
[m2/Vs]
VTN
[mV]
VTP
[mV]
Li Wi
i = MN,
MN1,
MN2 [nm]
i = MP,
MP1, MP2
[nm]
i =
MN
[nm]
i =
MN1
[nm]
i =
MN2
[nm]
i =
MP1
[nm]
i = MP,
MP2
[nm]
µ 4200 0.0314 0.0114 307.3 456 169 178 1200 800 250 2399 999.7
σ 28.3 0.000315 0.00011 5.3 6.5 5.7 2.9 6.2 6.2 6.2 5.9 5.9
Ultimately, the predicted and simulated results have to be compared to the experimental results.
For this purpose, 30 samples have been measured by evaluating the performance of a certain pixel.
The effectiveness of the parameter variation compensation loop is proved as well. Each sample has
been evaluated in two different scenarios. In the first experimental setup, we have connected the
analog reference of the array of slave VCROs to an external voltage set at 1.31 V, as it was in the
simulation. The second measurement setup consists of setting the analog reference to be the internal
PLL loop filter voltage. The frequency divider of the PLL is set such that the output voltage given by
the loop filter has to have a value close to the one chosen for the external reference voltage. The TDC
time bin has been measured in both scenarios for all the samples (Figure 14). Without compensation,
the time bin has a standard deviation of 5.2 ps, for an average value of 198.2 ps. With compensation,
the standard deviation of the time bin is 2 ps with an average value of 203.8 ps. The span of the time
bin decreases significantly as shown in the upper side of Figure 14. Note that the global compensation
loop (Figure 2) minimizes the deviation of fo, and hence Tbin, due to chip-to-chip process parameters’
deviation. This compensation scheme cannot be applied to cancel the deviations of the TDCs time bin
due to pixel-to-pixel mismatches.
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The 64 × 64-pixels dToF-CIS has the following specifications:
(i) Pixel size of 64 × 64 µm2, fill factor of 2.7%, and in-pixel TDC area of 1740 µm2;
(ii) The TDC least significant bit (LSB) variation caused by pixel-to-pixel mismatches is between
146.7 ps and 155.6 ps. It means a standard deviation of 32 codes at full scale. The RMS DNL and
INL computed across the array are less than 0.35 LSB and 1.5 LSB [18];
(iii) The single shot precision at 10% and 90% of the full range has a standard deviation of 0.79 and
13.88 codes, respectively;
(iv) The TDC average power consumption of 9 µW has been obtained from post-layout worst-case
simulations. In order to have a fair comparison with reference [10], we have normalized it per
10 ns conversion time and 500 k conversions per second;
(v) As has been verified by the experiments, the global compensation scheme considerably reduces
the spreading of the TDCs time bin from: (a) 20% down to 2.4% while the temperature ranges
from 0 ◦C to 100 ◦C; (b) 27% down to 0.27%, when the voltage supply changes within ±10% from
the nominal value of 1.8 V; (c) 5.2 ps to 2 ps standard deviation due to process variation, with an
average value of 198.2 ps and 203.8 ps. 30 samples have been measured during this experiment.
The SPAD camera prototype is aimed at depth map photography. A demonstrative snapshot is
shown in Figure 15. The laser illuminates the scene from the right side which explains the shadow on
the left side of the picture. Thus no photons from the laser reach back to the sensor. The same occurs to
the area from the upper side of the picture (Figure 15b—black marker). The pixels corresponding to
these areas are triggered only by uncorrelated noise.
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Figure 15. Depth map imaging: (a) snapshot of the scene taken by a conventional camera;  
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5. Conclusions 
Direct ToF-CIS with in-pixel TDCs are sensitive to PVT variations as they lead to deviations of 
the locally-generated multiphase clock which in turn is inversely proportional to the TDC time bin. 
Consequently, these variations are causing changes in the gain of the TDC, and hence the output 
code and distance estimation in 3D ranging applications. This work covers a detailed analysis of 
these variations and their impact on the performance of the imager. The design and characterization 
of a global compensation loop against the aforementioned non-idealities is presented as well. The 
calculations are validated by simulations and/or measurement results.  
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5. Conclusions
Direct ToF-CIS with in-pixel TDCs are sensitive to PVT variations as they lead to deviations
of the locally-generated multiphase clock which in turn is inversely proportional to the TDC time
bin. Consequently, these variations are causing changes in the gain of the TDC, and hence the
output code and distance estimation in 3D ranging applications. This work covers a detailed
analysis of these variations and their impact on the performance of the imager. The design and
characterization of a global compensation loop against the aforementioned non-idealities is presented
as well. The calculations are validated by simulations and/or measurement results.
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